0000000000954690

AUTHOR

Sana Cherif

showing 2 related works from this author

Facilitating IP deployment in a MARTE-based MDE methodology using IP-XACT: a XILINX EDK case study

2012

International audience; In this paper we present framework for the deployment of hardware IPs at high-levels of abstraction. It is based in a model- driven approach that aims at the automatic generation of Dynamic Partial Reconfiguration designs created in Xilinx Platform Studio (XPS). Contrary to previous approaches, we make use of the IP-XACT standard to facilitate the deployment of hardware IPs, their parameterization and subsequent integration. We propose an extension to the MARTE profile for IP deployment, and we introduce the necessary model transformations to obtain a high- level representation from an IP-XACT component library. These models are then used to create a platform in MART…

business.industryComputer science020208 electrical & electronic engineeringHardware description languageControl reconfiguration020206 networking & telecommunications02 engineering and technology[INFO.INFO-ES] Computer Science [cs]/Embedded SystemsUnified Modeling LanguageSoftware deploymentEmbedded systemComponent (UML)IP-XACT0202 electrical engineering electronic engineering information engineeringSystem integration[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsbusinesscomputerImplementationcomputer.programming_language
researchProduct

Enabling partially reconfigurable IP cores parameterisation and integration using MARTE and IP-XACT

2012

International audience; This paper presents a framework which facilitates the parameterization and integration of IP cores into partially reconfigurable SoC platforms, departing from a high-level of abstraction. The approach is based in a Model-Driven Engineering (MDE) methodology, which exploits two widely used standards for Systems-on-Chip specification, MARTE and IP-XACT. The presented work deals with the deployment level of the MDE approach, in which the abstract components of the platform are first linked to the lower level IP-XACT counterparts. At this phase, information for parameterization and integration is readily available, and a synthesizable model can be obtained from the gener…

010302 applied physicsEngineeringExploitbusiness.industryEmphasis (telecommunications)02 engineering and technology01 natural sciences020202 computer hardware & architecture[INFO.INFO-ES] Computer Science [cs]/Embedded SystemsSoftware deploymentEmbedded systemIP-XACT0103 physical sciences0202 electrical engineering electronic engineering information engineeringSystem on a chip[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsbusinessField-programmable gate arrayAbstraction (linguistics)
researchProduct