Search results for "Embedded"

showing 10 items of 412 documents

Embedded multi-spectral image processing for real-time medical application

2016

International audience; The newly introduced Kubelka-Munk Genetic Algorithm (KMGA) is a promising technique for the assessment of skin lesions from multi-spectral images. Using five skin parameter maps such as concentration or epidermis/dermis thickness, this method combines the Kubelka-Munk Light-Tissue interaction model and Genetic Algorithm optimization process to produce a quantitative measure of cutaneous tissue. Up to the present, variant improved KMGA implementations have been successfully realized using the recent parallel computing techniques. However, all these achievements are based on the multi-core CPUs. This results in a quite high cost and low practicability for the hardware …

[INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]Digital signal processorSource code[ INFO ] Computer Science [cs]Computer sciencemedia_common.quotation_subject[INFO.INFO-DS]Computer Science [cs]/Data Structures and Algorithms [cs.DS]Image processing02 engineering and technologyARCHITECTURESLight-Tissue InteractionGenetic algorithm0202 electrical engineering electronic engineering information engineering[INFO]Computer Science [cs]Embedded SystemField-programmable gate arrayFPGA[ INFO.INFO-DS ] Computer Science [cs]/Data Structures and Algorithms [cs.DS]media_commonFlexibility (engineering)Multi-spectral image processingGenetic AlgorithmHigh-Level Synthesis FPGA IMPLEMENTATIONbusiness.industryProcess (computing)020206 networking & telecommunicationsTransplantationMODELComputer engineeringHardware and ArchitectureEmbedded system020201 artificial intelligence & image processing[ INFO.INFO-AR ] Computer Science [cs]/Hardware Architecture [cs.AR]businessHigh-Level SynthesisSoftware
researchProduct

PROCEDE DE PRE-DISTORSION NUMERIQUE D’UN SIGNAL ET REPETEUR DE TELECOMMUNICATION INTEGRANT UN FILTRE A REPONSE IMPULSIONNELLE FINIE POUR METTRE EN OE…

2013

L'invention concerne un procédé de pré-distorsion numérique d'un signal de télécommunication traité dans un circuit électronique 100 intégrant un filtre à réponse impulsionnelle finie 321. Ce procédé consiste successivement: - à identifier, à la sortie du circuit 100, les paramètres de distorsions de phase et/ou d'amplitude du signal en fonction de la fréquence, - à partir des susdits paramètres de distorsions relevés, à générer, par un algorithme basé sur une interpolation, des coefficients permettant d'effectuer dans ledit filtre 321, des prédistorsions du signal numérique destinées à engendrer une précorrection des susdites distorsions, - à transférer lesdits coefficients de pré-distorsi…

[INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR][SPI.OTHER]Engineering Sciences [physics]/Other[INFO.INFO-AR] Computer Science [cs]/Hardware Architecture [cs.AR][ SPI.OTHER ] Engineering Sciences [physics]/Other[ SPI.SIGNAL ] Engineering Sciences [physics]/Signal and Image processing[INFO.INFO-SI]Computer Science [cs]/Social and Information Networks [cs.SI]Prédistorsion numérique[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsRépéteurs[SPI.SIGNAL] Engineering Sciences [physics]/Signal and Image processing[INFO.INFO-MS]Computer Science [cs]/Mathematical Software [cs.MS][ INFO.INFO-SI ] Computer Science [cs]/Social and Information Networks [cs.SI][SPI.OTHER] Engineering Sciences [physics]/Other[INFO.INFO-SI] Computer Science [cs]/Social and Information Networks [cs.SI]Spline[SPI.TRON] Engineering Sciences [physics]/Electronics[INFO.INFO-ES] Computer Science [cs]/Embedded Systems[ SPI.TRON ] Engineering Sciences [physics]/Electronics[SPI.TRON]Engineering Sciences [physics]/Electronics[ INFO.INFO-MS ] Computer Science [cs]/Mathematical Software [cs.MS][INFO.INFO-MS] Computer Science [cs]/Mathematical Software [cs.MS]FIR filters[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-AR ] Computer Science [cs]/Hardware Architecture [cs.AR][SPI.SIGNAL]Engineering Sciences [physics]/Signal and Image processingFpga
researchProduct

An Efficient Hardware Implementation of Diamond Search Motion Estimation Based on CAL Dataflow Language

2011

International audience

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsComputingMilieux_MISCELLANEOUS[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

High Efficiency Architecture of Half-Pel Motion Estimation for H.264 Video Coding

2013

International audience

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsComputingMilieux_MISCELLANEOUS[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

Robust spatio-temporal descriptors for real-time SVM-based fall detection

2014

International audience

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsComputingMilieux_MISCELLANEOUS[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

Spatio-temporal descriptor for SVM and Adaboost based fall detection

2013

International audience

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsComputingMilieux_MISCELLANEOUS[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

Efficient smart-camera accelerator: an configurable motion estimator dedicated to video codec

2013

International audience; Smart cameras are used in a large range of applications. Usually the smart cameras transmit the video or/and extracted information from the video scene, frequently on compressed format to fit with the application requirements. An efficient hardware accelerator that can be adapted and provide the required coding performances according to the events detected in the video, the available network bandwidth or user requirements, is therefore a key element for smart camera solutions. We propose in this paper to focus on a key part of the compression system: motion estimation. We have developed a flexible hardware implementation of the motion estimator based on FPGA componen…

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded Systems[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

Dispositif d'éclairage homogène

2013

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded Systems[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

WiseNET: smart camera network combined with ontological reasoning for smart building management

2016

International audience; Visual sensor networks (VSN) have become a part of our daily life [1] [2]. Based on our experience we have identified two main problems on VSN. Firstly, the problem of selecting relevant information from the huge amount of data given by the network. Secondly, the problem of integrating the information coming from the different nodes of the network, i.e., linking the different informations together in order to take a decision. These problems can be overcome by including smart cameras in charge of extracting the significant information from the scene and by adding contextual semantic information, i.e., semantic information of what the camera observes, building informat…

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded Systems[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct

IP-XACT and MARTE based approach for partially reconfigurable systems-on-chip.

2011

International audience; Dynamic Partial Reconfiguration (DPR) has been introduced in recent years as a method to increase the flexibility of FPGA designs. However, using DPR for building complex systems remains a daunting task. Recently, approaches based on MDE and UML MARTE standard have emerged which aim to simplify the design of complex SoCs. Moreover, with the recent standardization of the IP-XACT specification, there is an increasing interest to use it in MDE methodologies to ease system integration and to enable design flow automation. In this paper we propose an MARTE/MDE approach which exploits the capabilities of IP-XACT to model and automatically generate DPR SoC designs. In parti…

[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded Systems[INFO.INFO-ES] Computer Science [cs]/Embedded Systems
researchProduct