Search results for "FP"

showing 10 items of 297 documents

New set of 2D/3D thermodynamic indices for proteins. A formalism based on "Molten Globule" theory

2010

Abstract We define eight new macromolecular indices, and several related descriptors for proteins. The coarse grained methodology used for its deduction ensures its fast execution and becomes a powerful potential tool to explore large databases of protein structures. The indices are intended for stability studies, predicting Φ -values, predicting folding rate constants, protein QSAR/QSPR as well as protein alignment studies. Also, these indices could be used as scoring function in protein-protein docking or 3D protein structure prediction algorithms and any others applications which need a numerical code for proteins and/or residues from 2D or 3D format.

Quantitative structure–activity relationshipComputer sciencePhysics and Astronomy(all)Protein structure predictionMolten globuleFolding degreeFormalism (philosophy of mathematics)Protein indicesProtein structureFPIDocking (molecular)Protein stabilityPhysical chemistryBiological systemStatistical potentialMacromoleculeProtein folding descriptor
researchProduct

Fault-Tolerant Application-Specific Topology-Based NoC and Its Prototype on an FPGA

2021

Application-Specific Networks-on-Chips (ASNoCs) are suitable communication platforms for meeting current application requirements. Interconnection links are the primary components involved in communication between the cores of an ASNoC design. The integration density in ASNoC increases with continuous scaling down of the transistor size. Excessive integration density in ASNoC can result in the formation of thermal hotspots, which can cause a system to fail permanently. As a result, fault-tolerant techniques are required to address the permanent faults in interconnection links of an ASNoC design. By taking into account link faults in the topology, this paper introduces a fault-tolerant appli…

RouterGeneral Computer ScienceComputer scienceHeuristic (computer science)Topology (electrical circuits)02 engineering and technologyTopologyNetwork topology01 natural sciencescommunication latencySoftware0103 physical sciences0202 electrical engineering electronic engineering information engineeringGeneral Materials ScienceNetwork-on-ChipField-programmable gate arrayFPGA010302 applied physicsbusiness.industryGeneral EngineeringRing networkFault tolerancefault-toleranceTK1-9971020202 computer hardware & architectureVDP::Teknologi: 500Electrical engineering. Electronics. Nuclear engineeringbusinessspare linkapplication-specific designIEEE Access
researchProduct

A reconfigurable platform for evaluating the performance of QoS networks

2010

Nowadays, high performance System and Local Area Networks (SAN/LAN) have to serve heterogeneous traffic consisting of information flows with different bandwidth and latency requirements. This makes it necessary to provide Quality of Service (QoS) and optimize the design of network components. In this paper we present a hardware tool designed to analyze the performance of QoS networks, under given traffic conditions and server models. In particular, a reprogrammable multimedia traffic Generator/Monitor platform has been built. This permits prototyping the communication system of a high speed LAN/SAN on a single FPGA device. Hence, it can be used at design to produce more efficient devices. T…

Routerbusiness.industryComputer scienceQuality of serviceLocal area networkQuality of ServiceMobile QoSCommunications systemHandel-CHardware and ArchitectureEmbedded systemScalabilityPerformance evaluationbusinessTraffic generation modelSoftwareHandel-CComputer networksFPGA
researchProduct

A Novel Architecture for Inter-FPGA Traffic Collision Management

2014

International audience; —with the increasing complexity of various communi-cations and applications, Network-On-Chip (NoC) is one of the most efficient communication structures. Multi-FPGA platforms are considered as the most appropriate experimental solutions to emulate a large size of MPSoCs (Multi-Processor System-on-Chip) based on a NoC. The deployment of the NoC into several FPGAs requires the use of inter-FPGA communication links. The number and performance of external links restrict the bandwidth of communication. Currently, the number of inter-FPGA signals is considered as a substantial problem in NoC implemented on Multi-FPGA architectures. In this paper, we propose the integration…

Routing protocolComputer sciencebusiness.industryBandwidth (signal processing)Inter-FPGACollision[INFO.INFO-ES] Computer Science [cs]/Embedded SystemsMulti-FPGASoftware deploymentHardware_INTEGRATEDCIRCUITSAlgorithm designResource management[INFO.INFO-ES]Computer Science [cs]/Embedded Systems[ INFO.INFO-ES ] Computer Science [cs]/Embedded SystemsbusinessField-programmable gate arrayIndex Terms—Traffic CollisionNoCCollision avoidanceComputer network
researchProduct

Overview on SNIFFPHONE:A portable device for disease diagnosis

2019

We present SNIFFPHONE, a handy and easy-To-use device that allows the non-invasive detection of gastric diseases. It analyzes the user's exhaled breath using specifically developed gas sensors. The device is coupled to a smartphone, which governs the breath analysis process, sends the data measurements to an external data analysis server, and finally gives feedback to the user. In this work, we describe the SNIFFPHONE device and the general platform under development.

SNIFFPHONEComputer sciencegastrointestinal cancerProcess (computing)DiseaseGastric Diseasesgas sensorExternal dataBreath gas analysisSDG 3 - Good Health and Well-beingHuman–computer interaction/dk/atira/pure/sustainabledevelopmentgoals/good_health_and_well_beingbreath analysis
researchProduct

A (very) brief vademecum on biological nomenclature

2022

This editorial is aimed at explaining why the editors of Hydrobiologia are so concerned with biological nomenclature and why we ask our authors the utmost precision when referring to species in their papers... In these lines, we want to show that this is not just an old fashion formalism, but a necessity to correctly and univocally identify the biological subjects that are the basis of the research published in ecology-related journals.

Settore BIO/07 - EcologiaSettore BIO/03 - Botanica Ambientale E ApplicataSettore BIO/05 - ZoologiaBiological nomenclature taxonomy ICNAFP ICZN ICNPAquatic ScienceHydrobiologia
researchProduct

Can uncertainty in flood hazard estimation be reduced by using high detailed topographic data for floodplain modelling?

2011

Floods are considered the most frequent natural disaster world-wide and may have serious socio economic impacts in a community. In order to accomplish flood risk mitigation, flood risk analysis and assessment are required to provide information on current or future flood hazard and risks. Hazard and risk maps involve different data, expertise and effort, depending also on the end-users. More or less advanced deterministic approaches can be used, but intuitively probabilistic approaches seem to be more correct and suited for modelling flood inundation given typical uncertainties. Two very important matters remain open for research: the calibration of hydraulic models (oriented towards the es…

Settore ICAR/02 - Costruzioni Idrauliche E Marittime E IdrologiaRisk map hazard map flood inondation model calibration uncertainty evaluation LISFLOOD-FP model
researchProduct

Non linear digital control improving transient response:design and test on a multiphase VRM

2010

Settore ING-INF/01 - ElettronicaVRM switching converters pwm non linear control FPGA
researchProduct

FPGA Implementation of a Reconfigurable 802.11 Medium Access Control

THis work describes a full implementation of a reconfigurable IEEE 802.11 Medium Access Control (MAC) in FPGA using a System on Chip (SoC) architecture. The proposed implementation has been designed with a great structural flexibility, so to ease the protocol modification, and to support Quality of Service (QoS) function. Estensive tests has been carried out showing a full compliance to the 802.11 standard timing and algorithms.

Settore ING-INF/03 - TelecomunicazioniFPGA implementation 802.11 WLAN System on Chip Reconfigurable ArchitectureSettore ING-INF/01 - Elettronica
researchProduct

Efficient FPGA Implementation of a Knowledge-Based Automatic Speech Classifier

2005

Speech recognition has become common in many application domains, from dictation systems for professional practices to vocal user interfaces for people with disabilities or hands-free system control. However, so far the performance of Automatic Speech Recognition (ASR) systems are comparable to Human Speech Recognition (HSR) only under very strict working conditions, and in general far lower. Incorporating acoustic-phonetic knowledge into ASR design has been proven a viable approach to rise ASR accuracy. Manner of articulation attributes such as vowel, stop, fricative, approximant, nasal, and silence are examples of such knowledge. Neural networks have already been used successfully as dete…

Settore ING-INF/05 - Sistemi Di Elaborazione Delle InformazioniArtificial neural networkDictationComputer sciencebusiness.industrySpeech recognitionField programmable gate arrays (FPGA)artificial neuralPerceptronManner of articulationKnowledge baseUser interfacebusinessField-programmable gate arrayClassifier (UML)Neural networks
researchProduct