Search results for "TestU01"

showing 1 items of 1 documents

CIPRNG: A VLSI Family of Chaotic Iterations Post-Processings for $\mathbb {F}_{2}$ -Linear Pseudorandom Number Generation Based on Zynq MPSoC

2018

Hardware pseudorandom number generators are continuously improved to satisfy both physical and ubiquitous computing security system challenges. The main contribution of this paper is to propose two post-processing modules in hardware, to improve the randomness of linear PRNGs while succeeding in passing the TestU01 statistical battery of tests. They are based on chaotic iterations and are denoted by CIPRNG-MC and CIPRNG-XOR. They have various interesting properties, encompassing the ability to improve the statistical profile of the generators on which they iterate. Such post-processing have been implemented on FPGA and ASIC without inferring any blocs (RAM or DSP). A comparison in terms of …

Very-large-scale integrationPseudorandom number generator020208 electrical & electronic engineeringChaotic02 engineering and technologyParallel computingMPSoCTestU01020202 computer hardware & architectureApplication-specific integrated circuit0202 electrical engineering electronic engineering information engineeringElectrical and Electronic EngineeringField-programmable gate arrayThroughput (business)MathematicsIEEE Transactions on Circuits and Systems I: Regular Papers
researchProduct