0000000000741006

AUTHOR

Valentino Sterrantino

showing 1 related works from this author

A multi-objective strategy for concurrent mapping and routing in networks on chip

2009

The design flow of network-on-chip (NoCs) include several key issues. Among other parameters, the decision of where cores have to be topologically mapped and also the routing algorithm represent two highly correlated design problems that must be carefully solved for any given application in order to optimize several different performance metrics. The strong correlation between the different parameters often makes that the optimization of a given performance metric has a negative effect on a different performance metric. In this paper we propose a new strategy that simultaneously refines the mapping and the routing function to determine the Pareto optimal configurations which optimize averag…

Mathematical optimizationNetwork on a chipRobustness (computer science)Computer scienceMultipath routingAlgorithm designFault toleranceNetwork topologyMulti-objective optimization2009 IEEE International Symposium on Parallel & Distributed Processing
researchProduct