Search results for "Compiler"

showing 10 items of 33 documents

Dynamic interface for machine vision systems

2002

Iconic programming intends to provide expressive tools to implement, to debug, and to execute programs. For this purpose, visual languages need pictorial constructs and metaphors to guide the design of algorithms in interactive fashion. In the paper a new class of dynamic visual interfaces, named DIVA (Dynamic Interface for Visual Applications), is introduced, its properties are described, and an application to visual compilers in a multi-processors system dedicated to image analysis is given. Moreover, a formal definition of dynamic icon (DI) is also given.

Parallel processing (psychology)Settore INF/01 - Informaticabusiness.industryMachine visionComputer scienceProgramming languagemedia_common.quotation_subjectMachine vision Humans Computer interfaces Time varying systems Computer science Algorithm design and analysis Image analysis Parallel processing Virtual reality Multimedia systemsVirtual realitycomputer.software_genreDebuggingComputer graphics (images)Algorithm designCompilerArtificial intelligenceIconbusinesscomputerGraphical user interfacecomputer.programming_languagemedia_commonProceedings of the 12th IAPR International Conference on Pattern Recognition (Cat. No.94CH3440-5)
researchProduct

And Now for Something Completely Different: Running Lisp on GPUs

2018

The internal parallelism of compute resources increases permanently, and graphics processing units (GPUs) and other accelerators have been gaining importance in many domains. Researchers from life science, bioinformatics or artificial intelligence, for example, use GPUs to accelerate their computations. However, languages typically used in some of these disciplines often do not benefit from the technical developments because they cannot be executed natively on GPUs. Instead existing programs must be rewritten in other, less dynamic programming languages. On the other hand, the gap in programming features between accelerators and common CPUs shrinks permanently. Since accelerators are becomi…

Programming languageComputer science020207 software engineering02 engineering and technology010501 environmental sciencescomputer.software_genre01 natural sciencesParallel processing (DSP implementation)0202 electrical engineering electronic engineering information engineeringParallelism (grammar)CompilerLispGraphicscomputerHost (network)Interpreter0105 earth and related environmental sciencescomputer.programming_languageRange (computer programming)2018 IEEE International Conference on Cluster Computing (CLUSTER)
researchProduct

DC4CD

2017

In this article, we present Distributed Computing for Constrained Devices (DC4CD), a novel software architecture that supports symbolic distributed computing on wireless sensor networks. DC4CD integrates the functionalities of a high-level symbolic interpreter, a compiler, and an operating system, and includes networking abstractions to exchange high-level symbolic code among peer devices. Contrarily to other architectures proposed in the literature, DC4CD allows for changes at runtime, even on deployed nodes of both application and system code. Experimental results show that DC4CD is more efficient in terms of memory usage than existing architectures, with which it also compares well in te…

Settore ING-INF/05 - Sistemi Di Elaborazione Delle InformazioniDistributed symbolic processing Forth high-level event handling inter- pretation and compilation of symbolic code on resource-constrained devices wireless programming of sensor network nodesSystem codeComputer scienceDistributed computing020208 electrical & electronic engineering020206 networking & telecommunications02 engineering and technologySymbolic codecomputer.software_genreHardware and Architecture0202 electrical engineering electronic engineering information engineeringCompilerSoftware architectureWireless sensor networkcomputerSoftwareInterpreterACM Transactions on Embedded Computing Systems
researchProduct

Compiler Driven Automatic Kernel Context Migration for Heterogeneous Computing

2014

Computer systems provide different heterogeneous resources (e.g., GPUs, DSPs and FPGAs) that accelerate applications and that can reduce the energy consumption by using them. Usually, these resources have an isolated memory and a require target specific code to be written. There exist tools that can automatically generate target specific codes for program parts, so-called kernels. The data objects required for a target kernel execution need to be moved to the target resource memory. It is the programmers' responsibility to serialize these data objects used in the kernel and to copy them to or from the resource's memory. Typically, the programmer writes his own serializing function or uses e…

Source codeProgramming languageComputer sciencemedia_common.quotation_subjectSerializationSymmetric multiprocessor systemcomputer.software_genreData structureKernel preemptionKernel (image processing)Operating systemCompilerProgrammercomputermedia_common2014 IEEE 34th International Conference on Distributed Computing Systems
researchProduct

TIME : A Translator Compiler for CIS

2002

To build a Cooperative Information System, a first step is to collect schemas of each local database. All the schemas exported from databases are translated and integrated into a cooperative schema, which is used by the final user to query the cooperation “transparently”. In this article, we focus on the definition of tools that are used to build and manage cooperative information systems. These tools enable the automatic or semi-automatic generation of specific translators. The first step of our methodology is a knowledge acquisition step that allows for the data model description of each local database. The second step is to compare all these descriptions in order to organize the correspo…

Source dataDatabaseComputer scienceProgramming languageSchema (psychology)InteroperabilityInformation systemCompilercomputer.software_genrecomputerKnowledge acquisitionMetamodeling
researchProduct

A parallel and sensitive software tool for methylation analysis on multicore platforms.

2015

Abstract Motivation: DNA methylation analysis suffers from very long processing time, as the advent of Next-Generation Sequencers has shifted the bottleneck of genomic studies from the sequencers that obtain the DNA samples to the software that performs the analysis of these samples. The existing software for methylation analysis does not seem to scale efficiently neither with the size of the dataset nor with the length of the reads to be analyzed. As it is expected that the sequencers will provide longer and longer reads in the near future, efficient and scalable methylation software should be developed. Results: We present a new software tool, called HPG-Methyl, which efficiently maps bis…

Statistics and ProbabilityMutation rateTime FactorsComputer scienceReal-time computingBisulfite sequencingMolecular Sequence DataGenomicsParallel computingcomputer.software_genremedicine.disease_causeBiochemistryGenomeBottleneckchemistry.chemical_compoundSoftwareMutation RateDatabases GeneticmedicineHumansSulfitesMolecular BiologyMutationMulti-core processorGenomeBase Sequencebusiness.industryHigh-Throughput Nucleotide SequencingMethylationGenomicsDNA MethylationOriginal PapersComputer Science ApplicationsComputational MathematicsComputational Theory and MathematicschemistryDNA methylationScalabilityMutationCompilerbusinesscomputerSequence AnalysisDNAAlgorithmsSoftwareBioinformatics (Oxford, England)
researchProduct

Design Space Exploration for a Custom VLIW Architecture: Direct Photo Printer Hardware Setting Using VEX Compiler

2008

Increasingly more computing power is demanded for contemporary applications such as multimedia, 3D visualization, and telecommunication. This paper presents a design space exploration (DSE) experience for an embedded VLIW processor that allows finding out the best architecture for given application. The proposed method has been implemented and tested using an image processing chain for direct photo printer. Our results show a considerable improvement in hardware cost and performance. After the best architecture is identified, we applied a technique to optimize the code in VEX system that uses ?inlining? function in order to reduce execution time.

business.industryComputer scienceDesign space explorationOptimizing compilerImage processingcomputer.software_genreSpace explorationVisualizationInstruction setComputer architectureVery long instruction wordEmbedded systemCompilerbusinesscomputerComputer hardware2008 IEEE International Conference on Signal Image Technology and Internet Based Systems
researchProduct

Rigal — a programming language for compiler writing

2005

A new programming language for compiler writing is described. The main data structures are atoms, lists and trees. The control structures are based on advanced pattern matching. All phases of compilation, including parsing, optimization and code generation, can be programmed in this language in short and readable form. Sample compiler written in RIGAL is presented.

business.industryProgramming languageComputer scienceDynamic compilationcomputer.software_genreFunctional compilerCompiler constructionHigh-level programming languageArtificial intelligenceCompilerFirst-generation programming languagebusinesscomputerLow-level programming languageNatural language processingCompile time
researchProduct

Optimizing the Integration Area and Performance of VLIW Architectures by Hardware/Software Co-design

2021

The cost and the performance are major concerns that the designers of embedded processors shall take into account, especially for market considerations. In order to reduce the cost, embedded systems rely on simple hardware architectures like VLIW (Very Long Instruction Word) processors and they look for compiler support. This paper aims at developing a design space explorer of VLIW architectures from different perspectives like processing performance and integration area. A multi-objective Genetic Algorithm (GA) was used to find the optimum hardware configuration of an embedded system and the optimization rules applied by compiler on the benchmarks code. The first step consisted in represen…

education.field_of_studyInstructions per cycleMemory hierarchyComputer sciencePopulationEvolutionary algorithmOptimizing compilerParallel computingcomputer.software_genreVery long instruction wordGenetic algorithmCompilereducationcomputer
researchProduct

Modelling Without a Modelling Language

2018

Developments in computer hardware and programming languages, in this case C++, have made it feasible to write models of concurrent systems under verification in the programming language, instead of some established modelling language such as Promela. While this does not reduce the usefulness of modelling languages, it offers new possibilities that may be advantageous, for instance, when teaching state space ideas to newcomers or when experimenting with new scientific ideas. In earlier work, we were able to express everything else fairly naturally in C++, except the set of transitions. The present study uses C++ lambda functions to represent naturally transitions that consist of a tail state…

mallintaminenexplicit state spacesProgramming languageComputer scienceimplementation issuesC++ (ohjelmointikieli)020207 software engineering02 engineering and technologymodelling languagescomputer.software_genreohjelmointikieletPromela020204 information systems0202 electrical engineering electronic engineering information engineeringGuard (computer science)CompilercomputerImplementationcomputer.programming_language
researchProduct